

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization  
International Bureau**



(43) International Publication Date  
21 May 2004 (21.05.2004)

PCT

(10) International Publication Number  
**WO 2004/042825 A1**

(51) International Patent Classification<sup>7</sup>: H01L 29/78,  
29/08

Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(21) International Application Number:  
PCT/IB2003/004742

(74) Agent: SHARROCK, Daniel, J.; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(22) International Filing Date: 24 October 2003 (24.10.2003)

**ANSWER (C).**

(25) Filing Language: English

(81) Designated States (*national*): AE, AG, AL, AM, AI, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

(26) Publication Language: English

CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE,

(30) Priority Data:

KZ, LC, LK, LR, LS, IT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT,

(71) Applicant (*for all designated States except US*): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KC, KG, SC, SD, SE, SG, SI, SL, ST, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW).

(72) Inventors; and  
(75) Inventors/Applicants (*for US only*): HUANG, Eddie  
[GB/GB]; c/o Philips Intellectual Property & Standards.

Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,

[Continued on next page.]

(54) Title: SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE THEREOF



**(57) Abstract:** A semiconductor device, for example a MOSFET or IGBT, includes a region (30,36,50) in the drain drift region (14) juxtaposed with its channel-accommodating region (15) and spaced from the drain contact region (14a) by means of an intermediate portion of the drift region. The region comprises alternating stripes (31,32) of the first and second conductivity types, which stripes extend alongside the channel-accommodating region (15). In a trench gated device the stripes are elongated in a direction perpendicular to the trench walls. In a planar gate device the stripes extend around the periphery of the channel-accommodating region (15) leaving the region near the gate in a direction perpendicular with respect to the gate electrodes. The dimensions and doping levels of the stripes (31,32) are selected such that region (30,36,50) provides a voltage-sustaining space-charge zone when depleted. The invention enables reduction of lateral current spreading resistance in the drain drift region (14) without significantly degrading the breakdown properties of the device.

**Declaration under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU,*

*TJ, TM). European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)*

**Published:**

- *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## DESCRIPTION

**SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE  
5 THEREOF**

The present invention relates to power semiconductor transistor devices and methods of manufacture of such devices. More particularly, it is concerned with reducing the switching energy losses and on resistance of 10 these devices.

Ideally, a power device would be able to switch between its "off-state" and "on-state" (and vice versa) with no power dissipation. However, substantial switching power losses occur in real power devices and there has always therefore been a desire to design the devices so as to minimise these 15 losses, particularly for applications requiring high frequency switching.

An important factor in switching losses of power semiconductor transistor devices is the gate-drain capacitance or Cgd. It can be reduced by increasing the pitch between the gates in adjacent cells of the device, but this has the disadvantage of increasing the on resistance of the device. This is 20 because the channel width per unit area of device is decreased and also, the contribution to the on resistance of the current spreading laterally in the drain drift region is significantly increased.

US-A-5688725 describes reduction of the on resistance of a vertical trench-gate MOSFET by inclusion of a layer of increased dopant concentration 25 in the drain drift region of the device. It serves to spread out the current as it emerges from the channel of the MOSFET by providing a lower resistance path. However, inclusion of such a higher doped layer will tend to impair the breakdown properties of the device.

30 It is an object of the present invention to provide power semiconductor transistor device structures having improved operating characteristics and methods for the manufacture thereof.

The present invention provides a semiconductor device including a semiconductor body comprising a source region and a drain region of a first conductivity type, having therebetween a channel-accommodating region of an opposite, second conductivity type, the drain region comprising a drain drift region and a drain contact region, with the drain drift region between the channel-accommodating region and the drain contact region, and the drain drift region being doped to a lesser degree than the drain contact region, an insulated gate separated from the channel-accommodating region by a gate insulating layer, and a localised region in the drain drift region juxtaposed with the channel-accommodating region, the localised region comprising alternating stripes of the first conductivity type and a second, opposite conductivity type, which stripes extend laterally alongside the channel-accommodating region and away from the gate, the dimensions of the stripes being such that the localised region provides a voltage-sustaining space-charge zone when depleted.

The inclusion of such a localised region close to the channel-accommodating region provides low resistance paths to encourage lateral current spreading when the device is turned on. Furthermore, the average doping of the stripes will govern the breakdown voltage of the localised region. Thus, owing to the presence of the stripes of the second conductivity type, the stripes of the first conductivity type can provide low resistance paths relative to the drain drift region without a commensurate decrease in the breakdown voltage of the device.

It will be appreciated by those skilled in the relevant art that a voltage-sustaining space-charge zone in the localised region results from charge-carrier depletion of the interposed first and second conductivity type regions. The intermediate dimensions (width or thickness) of the interposed first and second conductivity regions need to be small enough (in relation to their dopant concentrations) to allow depletion of the region across its intermediate dimension without the resulting electric field reaching the critical field strength at which avalanche breakdown would occur in that

semiconductor. This is an extension of the famous RESURF principle. Thus, the depletable multiple-region material may be termed "multiple RESURF" material. In the voltage-sustaining zone formed of first regions of one conductivity type interposed with second regions of the opposite conductivity 5 type, the dopant concentration and dimensions of the first and second regions are such that (when depleted in a high voltage mode of operation) the space charge per unit area in the first and second regions balances at least to the extent that the electric field resulting from the space charge is less than the critical field strength at which avalanche breakdown would occur in that zone.

10 United States patent specification US-A-4754310 (our ref: PHB32740) discloses semiconductor devices with depletable multiple-region (multiple RESURF) semiconductor material comprising alternating p-type and n-type regions which together provide a voltage-sustaining space-charge zone when depleted. The use of such material for the space-charge zone permits the 15 achievement of a lower on-resistance in the device having a given breakdown voltage and is particularly advantageous for high voltage MOSFET devices, both lateral devices and vertical devices. The whole contents of US-A-4754310 are hereby incorporated herein as reference material.

In a preferred embodiment, the average doping level of the localised 20 region is substantially the same as that of an adjacent portion of the drain drift region. In that case, the presence of the localised region has a negligible effect on the breakdown properties of the device, whilst still reducing its on resistance.

The localised region may be spaced from the channel-accommodating 25 region. In other embodiments, the localised region abuts against the channel-accommodating region, so that as the on current emerges from the channel-accommodating region, it immediately enters the localised region.

In some embodiments, the localised region is spaced from the gate insulating layer. This may serve to reduce the likelihood of breakdown 30 occurring near a corner of the gate trench owing to the increased dopant concentrations in the localised region.

- The invention further provides a method of manufacturing a semiconductor device including a semiconductor body comprising a source region and a drain region of a first conductivity type, having therebetween a channel-accommodating region, the drain region comprising a drain drift region and a drain contact region, with the drain drift region between the channel-accommodating region and the drain contact region, and the drain drift region being doped to a lesser degree than the drain contact region, and an insulated gate separated from the channel-accommodating region by a gate insulating layer, the method including the step of:
- 5 forming a localised region in the drain drift region juxtaposed with the channel-accommodating region, the localised region comprising alternating stripes of the first conductivity type and a second, opposite conductivity type, which stripes extend laterally alongside the channel-accommodating region and away from the gate.

15

Embodiments of the invention will now be described by way of example and with reference to the accompanying schematic drawings, wherein:

- Figure 1 is a cross-sectional view of transistor cell areas of a trench-gate semiconductor device according to a first embodiment of the invention;
- 20 Figures 2 and 3 are cross-sectional views of a semiconductor body at successive stages in the manufacture of the device of Figure 1 by one example of a method embodying the invention;
- Figure 4 is a cross-sectional view of transistor cell areas of a trench-gate semiconductor device according to a second embodiment of the invention; and

25 Figure 5 is a cross-sectional view of transistor cell areas of a planar-gate DMOS semiconductor device according to a third embodiment of the invention.

- 30 It should be noted that the Figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these Figures have been shown exaggerated or reduced in size, for the sake of clarity and

convenience in the drawings. The same reference signs are generally used to refer to corresponding or similar features in modified and different embodiments.

Figure 1 illustrates an exemplary embodiment of the invention, in the form 5 of a power semiconductor device having a trench-gate 11. In the transistor cell areas of this device, source and drain drift regions 13 and 14, respectively, of a first conductivity type (n-type in this example) are separated by a channel-accommodating body region 15 of the opposite second conductivity type (i.e. p-type in this example). The gate 11 is present in a trench 20 which extends 10 through the regions 13 and 15, and into the drain drift region 14. The gate is separated from the semiconductor body by a gate insulating layer 17.

The application of a voltage signal to the gate 11 in the on-state of the device serves in known manner for inducing a conduction channel 12 in the region 15 and for controlling current flow in this conduction channel 12 between 15 the source and drain drift regions 13 and 14.

The source region 13 is contacted by a source electrode (not shown for purposes of clarity in the Figure) at the top major surface 10a of the device 20 semiconductor body 10. By way of example, Figure 1 shows a vertical device structure in which the region 14 may be formed by an epitaxial layer of higher resistivity (lower doping) on a substrate drain contact region 14a of higher doping. This drain contact region 14a may be of the same conductivity type (n-type in this example) as the region 14 to provide a vertical MOSFET, or it may 25 be of opposite conductivity type (p-type in this example) to provide a vertical IGBT. The drain contact region 14a is contacted at the bottom major surface 10b of the device body by an electrode 24, called the drain electrode in the case of a MOSFET and called the anode electrode in the case of an IGBT.

A localised region 30 is provided in the drain drift region 14, and extends laterally in a thin layer below the channel-accommodating region 15. The region 30 is juxtaposed with the channel-accommodating region. In the illustrated embodiment, the upper edge 30a of the localised region abuts against the channel-accommodating region 15. Typically, the depth, d, of the localised region between its upper and lower edges 30a and 30b may be of the order of

1 $\mu$ m. The lower edge or boundary 30b of the localised region is shown above the bottom of the trench 20 but may be below the bottom of the trench in other embodiments. A boundary of the localised region occurs where the dopant concentration ceases to decrease (that is, either remains the same or increases).

5       The localised region 30 comprises alternating stripes 31,32 of n and p conductivity types, respectively. The stripes extend along the channel-accommodating region 15 and away from the gate 11. In the embodiment of Figure 1, the stripes are elongate in a lateral direction substantially perpendicular to the trenches 20. In this case, they are substantially straight  
10 and parallel.

The respective dimensions and doping levels of the stripes 31,32 are selected such that the localised region provides a voltage-sustaining space-charge zone when depleted. The average doping level in the localised region is preferably predetermined to be substantially the same as that of the  
15 drain drift region 14 immediately below the localised region. Typically, in a trench-gate MOSFET having the configuration shown in Figure 1, the stripes may be equal in width, w, which is of the order of 0.5 $\mu$ m. The greater the dopant concentrations of the stripes, the lower the resistance of the current paths provided by the n-type stripes. It will be appreciated that, the higher the  
20 dopant concentrations are, the narrower the stripes need to be to ensure that the electric field in the localised region when depleted is less than the critical field strength at which breakdown would occur.

Whilst the stripes 31,32 are shown to be of equal width in Figure 1, it will be appreciated that the same average doping level may also be achieved  
25 by varying the respective widths and doping levels of the stripes of each conductivity type.

No plan view of the cellular layout geometry is shown in the drawings, because the invention is applicable to a range of known cell geometries. Thus, for example the cells may have an elongate stripe geometry as shown in  
30 Figure 1. In other embodiments, they may have a square geometry, or they may have a close-packed hexagonal geometry. In each case, the trench 20 (with its gate 11) extends around the boundary of each cell. Where a gate

geometry other than parallel stripes is used, the stripes of the localised region may be tapered, rather than of constant width. For example, in square or hexagonal geometries, the width of the stripes of the localised region may decrease towards the centre of the closed cells defined by the gate.

5       Figure 1 shows only a few cells, but typically the device comprises many hundreds of these parallel cells between the source electrode (not shown) and drain electrode 24. The active cellular area of the device may be bounded around the periphery of the body 10 by various known peripheral termination schemes (also not shown). Such schemes normally include the  
10 formation of a thick field-oxide layer at the peripheral area of the body surface 10a, before the transistor cell fabrication steps. Furthermore, various known circuits (such as gate-control circuits) may be integrated with the device in an area of the body 10, between the active cellular area and the peripheral termination scheme. Typically their circuit elements may be fabricated with  
15 their own layout in this circuit area using some of the same masking and doping steps as are used for the transistor cells.

Steps in the fabrication of the transistor cells shown in Figure 1 in accordance with an embodiment of the invention will now be described with reference to Figures 2 and 3.

20       N-type dopant, for example, phosphorus is implanted into a semiconductor body 10 throughout what will be the active area of the finished device. The implantation is carried out at a high energy, of the order of 400 keV, to provide an n-type layer 33 as shown in Figure 2 of the desired width at the desired depth.

25       A short oxidation process is carried out. A striped mask 35 is then defined over the top major surface 10a of the semiconductor body 10. The mask may be patterned in a standard manner using photolithography and etching, and may be formed of silicon dioxide, for example. The stripes of the mask are arranged to extend substantially perpendicular to the direction of the  
30 striped trenches 20 of the finished device.

A p-type dopant, such as boron for example, is then implanted into the semiconductor body 10 through the windows 35a defined by the mask 35.

This implantation is also carried out at high energy of around 200 keV, overdoping the n-type layer 33, to form p-type stripes 32 with n-type stripes 31 therebetween.

In a trench-gate MOSFET having a breakdown voltage of say 100V, the 5 drift region dopant concentration is around  $2 \times 10^{15}$  atoms/cm<sup>3</sup>, and n-type layer 33 may have a dopant concentration of around  $8 \times 10^{15}$  atoms/cm<sup>3</sup> which is overdoped by p-type dopant at a concentration of around  $1 \times 10^{16}$  atoms/cm<sup>3</sup>.

Alternatively, it will be appreciated that a p-type dopant may be 10 implanted initially to form layer 33, to be subsequently overdoped by an n-type implant forming the layer of alternating n- and p-type stripes shown in Figure 3. In that case, the n- and p-type dopant concentrations given by way of example above would be interchanged. Furthermore, whilst boron and phosphorus dopants are referred to above, it will be readily apparent that they may be 15 substituted by other p- and n-type dopants.

Following formation of stripes 31 and 32, the mask 35 is then etched away. Further processing may be carried out in a well known manner to form the striped trench-gate structures perpendicular to the stripes 31 and 32, source and channel-accommodating regions 13 and 15, and drain electrode 20 shown in Figure 1. Thermal treatments during this subsequent processing will serve to activate the dopants in the localised region 30. In the embodiment illustrated, the depth of the localised region 30 is predetermined such that trenches 20 are etched completely through the region.

It will be appreciated that many variations and modifications of the 25 above process embodiments are possible within the scope of the invention. For example, formation of the localised region 30 may be carried out later in the process of fabricating the device. The appropriate implantations may occur after formation of the trench-gate structures and channel-accommodating region 15. It may be beneficial to form the localised region at 30 later in device fabrication to minimise diffusion of the dopants during subsequent processing.

Figure 4 illustrates further variations which may be adopted, either together or independently, in accordance with the invention. Localised region 36 is laterally spaced from the sidewalls 20a of the trenches 20. This configuration of the localised region 36 may be achieved by using an appropriate mask during implantation of the n- and p-type dopants to form the region. Figure 4 also shows a deeper implanted, more highly doped (p+) region 40 between adjacent trenches 20 to improve device ruggedness. This more highly doped region 40 may be implanted through windows of an appropriate mask. This step may be carried out, for example, after formation of the localised region, at the stage shown in Figure 3.

The particular examples described above are n-channel devices, in which the regions 13 and 14 are of n-type conductivity, the region 15 is of p-type, and an electron inversion channel 12 is induced in the region 15 by the gate 11. By using opposite conductivity type dopants, a p-channel device can be manufactured by a method in accordance with the invention. In this case, the regions 13 and 14 are of p-type conductivity, the region 15 is of n-type, and a hole inversion channel 12 is induced in the region 15 by the gate 11.

A device may also be made in accordance with the invention of the p-channel type, having p-type source and drain regions 13 and 14a, and a p-type channel-accommodating region 15. It may also have an n-type deep localised region within each cell. N-type polycrystalline silicon may be used for the gate 11. In operation, a hole channel 12 is induced in the region 15 by the gate 11 in the on-state. The low-doped p-type region 15 may be wholly depleted in the off-state, by depletion layers from the insulated gate 11 and from the deep n-type region. Equally, a device having the same structure but with opposite conductivity types and an electron channel may be fabricated in accordance with the invention.

A vertical discrete device has been illustrated with reference to Figures 1 to 4, having its second main electrode 24 contacting the region 14a at the back surface 10b of the body 10. However, an integrated device is also possible in accordance with the invention. In this case, the region 14a may be a doped buried layer between a device substrate and the epitaxial low-doped

drain region 14. This buried layer region 14a may be contacted by an electrode 24 at the front major surface 10a, via a doped peripheral contact region which extends from the surface 10a to the depth of the buried layer.

- The benefits of the present invention may also be applied to a planar gate vertical DMOS device, as illustrated in Figure 5. The device includes planar gate electrodes 52 provided over the semiconductor body 10 and separated from its top major surface 10a by an insulating layer 54. The gate electrodes are elongated in a direction perpendicular to the plane of the drawing cross-section. Source regions 56 (n-type in this example) are defined in the semiconductor body 10 adjacent the top major surface 10a, and are separated from the drain drift region 14 by channel-accommodating region 58 (p-type in this example). A source electrode 60 is provided on the top major surface 10a, in contact with the source regions 56 and channel-accommodating region 58. These device features may be fabricated and interoperate in a well known manner.
- In accordance with the invention, a localised region 50 is included in the device of Figure 5. The localised region is immediately adjacent to the channel-accommodating region 58 and extends from the gate insulating layer 54, around the periphery 58a of the channel-accommodating region 58 within the drain drift region 14. The localised region 50 comprises alternating stripes of the first and second conductivity types, which stripes extend away from and substantially perpendicularly with respect to the gate electrodes 52.

Inclusion of such a localised region 50 in a planar gate vertical DMOS device enables the distance between adjacent channel-accommodating regions 58 to be reduced without increasing the on resistance of the device. The localised region serves to alleviate restriction of the on current at this location. A more compact device structure may therefore be achieved. Furthermore, reduction of the distance between adjacent channel-accommodating regions 58 will reduce C<sub>gd</sub> and hence the switching power losses of the device.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the art,

and which may be used instead of or in addition to features already described herein.

Although Claims have been formulated in this Application to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the same technical problems as does the present invention.

10 Features which are described in the context of separate embodiments may also be provided in combination in a single embodiment. Conversely, various features which are, for brevity, described in the context of a single embodiment, may also be provided separately or in any suitable subcombination. The Applicants hereby give notice that new Claims may be formulated to such 15 features and/or combinations of such features during the prosecution of the present Application or of any further Application derived therefrom.

## CLAIMS

1. A semiconductor device including a semiconductor body (10) comprising a source region (13) and a drain region (14,14a) of a first conductivity type, having therebetween a channel-accommodating region (15), the drain region comprising a drain drift region (14) and a drain contact region (14a), with the drain drift region between the channel-accommodating region and the drain contact region, and the drain drift region being doped to a lesser degree than the drain contact region, an insulated gate (11) separated from the channel-accommodating region (15) by a gate insulating layer (17), and a localised region (30,36,50) in the drain drift region (14a) juxtaposed with the channel-accommodating region (15), the localised region (30,36,50) comprising alternating stripes (31,32) of the first conductivity type and a second, opposite conductivity type, which stripes extend laterally alongside the channel-accommodating region (15) and away from the gate (11), the dimensions and doping levels of the stripes being such that the localised region provides a voltage-sustaining space-charge zone when depleted.
2. A device of Claim 1 wherein the localised region (30,36,50) adjoins the channel-accommodating region.
3. A device of Claim 1 wherein the localised region (36) is laterally spaced from the gate insulating layer.
4. A device of any preceding Claim wherein the average doping level of the localised region (30,36,50) is substantially the same as that of an adjacent portion of the drain drift region (14a).
5. A device of any preceding Claim wherein the gate (11) is provided in a trench (20), the trench extending through the channel-accommodating region (15) into the drain drift region (14a).

6. A device of Claim 5 comprising a plurality of adjacent cells, each including a gate (11) in a trench (20), wherein a deep diffusion region (40) of the second conductivity type is provided between adjacent trenches, the deep diffusion region (40) being doped to a greater extent than the channel-accommodating region (15).

7. A device of Claim 5 or Claim 6 wherein the lower boundary (30b) of the localised region (30,36) is above the bottom of the gate trenches.

10

8. A device of any preceding Claim wherein the channel-accommodating region (15) is a region of an opposite, second conductivity type

15

9. A method of manufacturing a semiconductor device including a semiconductor body (10) comprising a source region (13) and a drain region (14,14a) of a first conductivity type, having therebetween a channel-accommodating region (15), the drain region comprising a drain drift region (14a) and a drain contact region (14), with the drain drift region between the channel-accommodating region and the drain contact region, and the drain drift region being doped to a lesser degree than the drain contact region, and an insulated gate (11) separated from the channel-accommodating region (15) by a gate insulating layer (17), the method including the step of:

20 forming a localised region (30,36,50) in the drain drift region (14a) juxtaposed with the channel-accommodating region (15), the localised region (30,36,50) comprising alternating stripes (31,32) of the first conductivity type and a second, opposite conductivity type, which stripes extend laterally alongside the channel-accommodating region (15) and away from the gate (11).

25

30 10. A method of Claim 9 wherein the localised region (30,36,50) forming step comprises implanting a dopant of one of the first and second

conductivity types, defining a striped mask (35) over the semiconductor body (10), and implanting a dopant of the other of the first and second conductivity types.

1/3





FIG. 2

2/3




FIG.3




FIG.4

3/3




FIG.5

# INTERNATIONAL SEARCH REPORT

Interr. Application No  
PCT/IB 03/04742

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L29/78 H01L29/08

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 475 864 B1 (SATO TAKAHIRO ET AL) 5 November 2002 (2002-11-05) column 13, line 31 -column 14, line 40; figures 18-23 column 17, line 21 - line 55; figures 49,50	1-4,8-10
X	US 2002/027237 A1 (SATO TAKAHIRO ET AL) 7 March 2002 (2002-03-07) paragraph '0061! - paragraph '0085!; figures 2,4,6	1,2,5,8, 9
Y	---	6
Y	US 5 688 725 A (DARWISH MOHAMED N ET AL) 18 November 1997 (1997-11-18) column 2, line 45 -column 3, line 27; figures 2A-3C,11G-12D	6
A	---	7
	-/-	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*&\* document member of the same patent family

Date of the actual completion of the international search

6 February 2004

Date of mailing of the international search report

13/02/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel: (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Lantier, R

## INTERNATIONAL SEARCH REPORT

Intern: Application No  
PCT/IB 03/04742

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 99 04437 A (TIHANYI JENOE ;DEBOY GERALD (DE); SIEMENS AG (DE)) 28 January 1999 (1999-01-28) page 1, line 5 - line 21 page 5, line 4 -page 6, line 13; figures 2B,C	1,2

## INTERNATIONAL SEARCH REPORT

Intern  
PCT/IB 03/04742

Application No

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 6475864	B1	05-11-2002	JP US	2002083962 A 2003008483 A1		22-03-2002 09-01-2003
US 2002027237	A1	07-03-2002	JP	2002076339 A		15-03-2002
US 5688725	A	18-11-1997	EP JP US	0720235 A2 8250732 A 6008520 A		03-07-1996 27-09-1996 28-12-1999
WO 9904437	A	28-01-1999	DE WO EP JP US	19730759 C1 9904437 A1 0929910 A1 2001501042 T 6479876 B1		03-09-1998 28-01-1999 21-07-1999 23-01-2001 12-11-2002

# INTERNATIONAL SEARCH REPORT

Interr. Application No  
PCT/IB 03/04742

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L29/78 H01L29/08

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 475 864 B1 (SATO TAKAHIRO ET AL) 5 November 2002 (2002-11-05) column 13, line 31 -column 14, line 40; figures 18-23 column 17, line 21 - line 55; figures 49,50	1-4,8-10
X	US 2002/027237 A1 (SATO TAKAHIRO ET AL) 7 March 2002 (2002-03-07) paragraph '0061! - paragraph '0085!; figures 2,4,6	1,2,5,8, 9
Y		6
Y	US 5 688 725 A (DARWISH MOHAMED N ET AL) 18 November 1997 (1997-11-18) column 2, line 45 -column 3, line 27; figures 2A-3C,11G-12D	6
A	---	7
	-/-	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&\* document member of the same patent family

Date of the actual completion of the International search	Date of mailing of the International search report
6 February 2004	13/02/2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Lantier, R

## INTERNATIONAL SEARCH REPORT

Intern: Application No  
PCT/IB 03/04742

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 99 04437 A (TIHANYI JENOE ;DEBOY GERALD (DE); SIEMENS AG (DE)) 28 January 1999 (1999-01-28) page 1, line 5 - line 21 page 5, line 4 -page 6, line 13; figures 2B,C	1,2

## INTERNATIONAL SEARCH REPORT

Intern  
Application No  
PCT/IB 03/04742

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 6475864	B1	05-11-2002	JP US	2002083962 A 2003008483 A1		22-03-2002 09-01-2003
US 2002027237	A1	07-03-2002	JP	2002076339 A		15-03-2002
US 5688725	A	18-11-1997	EP JP US	0720235 A2 8250732 A 6008520 A		03-07-1996 27-09-1996 28-12-1999
WO 9904437	A	28-01-1999	DE WO EP JP US	19730759 C1 9904437 A1 0929910 A1 2001501042 T 6479876 B1		03-09-1998 28-01-1999 21-07-1999 23-01-2001 12-11-2002